Title: TOSCA Defined Control Loop: PoC Architecture and Design  
Author: Liam Fallon Nov 03, 2020
Last Changed by: Liam Fallon May 07, 2021
Tiny Link: (useful for email) https://wiki.onap.org/x/YQ_LBQ
Export As: Word · PDF  
Incoming Links
Developer Wiki (1)
    Page: 2020-12-02 Control Loop Sub Committee
Hierarchy
Parent Page
    Page: TOSCA Defined Control Loop PoC in ONAP Rel G and in Rel H
Labels
There are no labels assigned to this page.
Recent Changes
Time Editor  
May 07, 2021 09:32 Liam Fallon View Changes
May 07, 2021 09:29 Liam Fallon View Changes
Apr 22, 2021 09:59 Sirisha Manchikanti View Changes
Apr 20, 2021 12:53 Sirisha Manchikanti View Changes
Apr 20, 2021 08:57 Robertas Rimkus  
Outgoing Links
External Links (5)
    https://wiki.onap.org/display/DW/Data+Movement+as+a+Platfor…
    docs.oasis-open.org/tosca/TOSCA-Simple-Profile-YAML/
    https://wiki.onap.org/display/DW/CLAMP+Project
    https://wiki.onap.org/display/DW/Data+Collection+Analytics+…
    https://wiki.onap.org/display/DW/DCAE+MOD
Developer Wiki (2)     Page: TOSCA Defined Control Loop: PoC Architecture and Design
    Page: TOSCA Defined Control Loops: Architecture and Design